IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Daniel A. Day

Title:

Selective Control of Test-Access Ports in Integrated Circuits

Docket No.:

884.879US1

Filed:

June 30, 2003

Examiner:

Unknown

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450



Serial No.: 10/612293

Due Date: N/A

Group Art Unit: 2857

We are transmitting herewith the following attached items (as indicated with an "X"):

 \underline{X} A return postcard.

X An Information Disclosure Statement (2 pgs.), Form 1449 (1 pg.), and copies of 8 cited documents.

If not provided for in a separate paper filed herewith, Please consider this a PETITION FOR EXTENSION OF TIME for sufficient number of months to enter these papers and please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

Customer Number 21186

Arty: Eduardo E. Drake Reg. No. 40,594

Kacia Lee

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 20 day of April, 2004.

Name

Signature

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

KACIA LEE

(GENERAL)

S/N 10/612293 PATENT

IN THE VALLED STATES PATENT AND TRADEMARK OFFICE

Applicant: Daniel A. Day Examiner: Unknown

Serial No.: 10/612293 Group Art Unit: 2857

Filed: June 30, 2003 Docket: 884.879US1

Title: Selective Control of Test-Access Ports in Integrated Circuits

Assignee: Intel Corporation Customer No: 21186

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 et. seq., the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicant respectfully requests that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicant requests that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicant with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 19-0743 in order to have this Information Disclosure Statement considered.

INFORMATION DISCLOSURE STATEMENT

Serial No : 10/612293 Filing Date: June 30, 2003

Title: Selective Control of Test-Access Ports in Integrated Circuits

Assignee: Intel Corporation

Page 2 Dkt: 884.879US1 (INTEL)

The Examiner is invited to contact the Applicant's Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

DANIEL A. DAY

By his Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

Attorneys for Intel Corporation

P.O. Box 2938

Minneapolis, Minnesota 55402

(612) 349-9593

Date 16 Apr / hot

Eduardo E. Drake

Reg. No. 40,594

<u>CERTIFICATE UNDER 37 CFR 1.8:</u> The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 2004.

KACIA LEE

Signature Kacia Lee

PTC/SB/08A(10-01)
Approved for use through 10/31/2002. OMB 651-0031
and 8 Trademark Office: U.S. DEPARTMENT OF COMMERCE
primation unless it contains a valid OMB control number.

Substitute for form 1449A/PTO Complete if Known INFORMATION DISCLOSURE STATEMENT BY APPLICANT **Application Number** 10/612293 June 30, 2003 Filing Date Day, Daniel **First Named Inventor** APR 2 3 2004 2857 **Group Art Unit** Unknown **Examiner Name** Attorney Docket No: 884.879US1 Sheet 1 of 1

	US PATENT DOCUMENTS								
Examiner Initial *	USP Document Publication Date Number		Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate			
	US-5,396,501	03/07/1995	Sengoku, Shoichiro	371	22	09/30/1992			
	US-6,122,762	09/19/2000	Kim, Ho-Ryong	714	726	09/15/1998			
	US-6,446,230	09/03/2002	Chung, Sung S.	714	726	09/14/1998			
	US-6,449,755	09/10/2002	Beausang, James, et al.	716	5	07/14/2000			

FOREIGN PATENT DOCUMENTS									
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²			

<u> </u>	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
		"Boundary Scan (JTAG) Tools and Circuit Board Test Solutions",	
		www.acculogic.com/Products/BoundaryScanHome.htm, 2 pages	
		"Designing for On-Board Programming Using the IEEE 1149.1 (JTAG) Access Port", Intel AP-630 Application Note, Intel order no. 292186-002, available from	
		http://www.intel.com, (November 1996),14 pages "Joint Test Action Group from FOLDOC", Available from http://wombat.doc.ic.ac.uk/foldoc/foldoc.cgi?Joint+Test+Action+Group, (11/15/1999),1 page	
		"The New Vanguard 330 From Integrated Measurement Systems Offers Cost- Effective Validation of High Performance Logic ICs", www.engineering-uk.co.uk , (04/24/2001),2 Pages	